## 1 Overview

## $1.1 \quad$ Features

- Delivers up to 5 A continuous 6 A peak current
- Optimized for DC motor management applications
- Operates at supply voltages up to 40 V
- Very low $R_{\text {Ds on; }}$ typ. $200 \mathrm{~m} \Omega @ 25^{\circ} \mathrm{C}$ per switch
- Output full short circuit protected
- Overtemperature protection with hysteresis and diagnosis
- Short circuit and open load diagnosis with open drain error flag
- Undervoltage lockout
- CMOS/TTL compatible inputs with hysteresis
- No crossover current
- Internal freewheeling diodes
- Wide temperature range; $-40^{\circ} \mathrm{C}<T_{\mathrm{j}}<150^{\circ} \mathrm{C}$

| Type | Ordering Code | Package |
| :--- | :--- | :--- |
| TLE 5206-2 | Q67000-A9290 | P-TO220-7-11 |
| TLE 5206-2GP | Q67006-A9239 | P-DSO-20-10 |
| TLE 5206-2G | Q67006-A9323 | P-TO263-7-1 |
| TLE 5206-2S | Q67000-A9326 | P-TO220-7-12 |

## Description

The TLE 5206-2 is an integrated power H-bridge with DMOS output stages for driving DC-Motors. The part is built using the SIEMENS multi-technology process SPT ${ }^{\oplus}$ which allows bipolar and CMOS control circuitry plus DMOS power devices to exist on the same monolithic structure.


Operation modes forward (cw), reverse (ccw), brake high and brake low are invoked from just two control pins with TTL/CMOS compatible levels. The combination of an extremely low $R_{\mathrm{DS} \text { on }}$ and the use of a power IC package with low thermal resistance and high thermal capacity helps to minimize system power dissipation. A blocking capacitor at the supply voltage is the only external circuitry due to the integrated freewheeling diodes.

### 1.2 Pin Configuration (top view)



Figure 1

Overview

### 1.3 Pin Definitions and Functions

| Pin No. <br> P-TO220 | Pin No. <br> P-DSO | Symbol | Function |
| :--- | :--- | :--- | :--- |
| 1 | 7 | OUT1 | Output of Channel 1; Short-circuit protected; <br> integrated freewheeling diodes for inductive loads. |
| 2 | 8 | EF | Error Flag; TTL/CMOS compatible output <br> for error detection; (open drain) |
| 3 | 1,10, <br> 11,20 | GND | Control Input 1; <br> TTL/CMOS compatible |
| 4 | 12 | IN2 | Ground; <br> internally connected to tab |
| 5 | 6,15 | $V_{\mathrm{S}}$ | STL/CMOS compatible |
| 6 | 14 | OUT2 | Output of Channel 2; Short-circuit protected; <br> integrated freewheeling diodes for inductive loads. |
| 7 | $12,3,4,5$, <br> $16,17,18$, <br> 19 | N.C. | Not Connected |
| - |  |  |  |

### 1.4 Functional Block Diagram



Figure 2 Block Diagram

### 1.5 Circuit Description

## Input Circuit

The control inputs consist of TTL/CMOS-compatible schmitt-triggers with hysteresis. Buffer amplifiers are driven by this stages.

## Output Stages

The output stages consist of a DMOS H-bridge. Integrated circuits protect the outputs against short-circuit to ground and to the supply voltage. Positive and negative voltage spikes, which occur when switching inductive loads, are limited by integrated freewheeling diodes.
A monitoring circuit for each output transistor detects whether the particular transitor is active and in this case prevents the corresponding source transistor (sink transistor) from conducting in sink operation (source operation). Therefore no crossover currents can occur.

### 1.6 Input Logic Truth Table

## Functional Truth Table

| IN1 | IN2 | OUT1 | OUT2 | Comments |
| :--- | :--- | :--- | :--- | :--- |
| L | L | L | L | Brake; both low side transistors turned-ON |
| L | H | L | H | Motor turns counterclockwise |
| H | L | H | L | Motor turns clockwise |
| H | H | H | H | Brake; both high side transistors turned-ON |

Notes for Output Stage

| Symbol | Value |
| :--- | :--- |
| L | Low side transistor is turned-ON <br> High side transistor is turned-OFF |
| H | High side transistor is turned-ON <br> Low side transistor is turned-OFF |

### 1.7 Monitoring Functions

Undervoltage lockout (UVLO):
When $V_{\mathrm{S}}$ reaches the switch on voltage $V_{\mathrm{S} \text { on }}$ the IC becomes active with a hysteresis. All output transistors are switched off if the supply voltage $V_{S}$ drops below the switch off value $V_{\text {S Off. }}$

### 1.8 Protective Function

Various errors like short-circuit to $+V_{\mathrm{S}}$, ground or across the load are detected. All faults result in turn-OFF of the output stages after a delay of $50 \mu \mathrm{~s}$ and setting of the error flag EF to ground. Changing the inputs resets the error flag.

## a. Output Shorted to Ground Detection

If a high side transistor is switched on and its output is shorted to ground, the output current is internally limited. After a delay of $50 \mu \mathrm{~s}$ all outputs will be switched-OFF and the error flag is set.

## b. Output Shorted to $+V_{S}$ Detection

If a low side transistor is switched on and its output is shorted to the supply voltage, the output current is internally limited. After a delay of $50 \mu \mathrm{~s}$ all outputs will be switched-OFF and the error flag is set.

## c. Overload Detection

An internal circuit detects if the current through the low side transistor exceeds the trippoint $I_{\text {SDL }}$. In this case all outputs are turned off after $50 \mu \mathrm{~s}$ and the error flag is set.

## d. Overtemperature Protection

At a junction temperature higher than $150^{\circ} \mathrm{C}$ the thermal shutdown turns-OFF, all four output stages commonly and the error flag is set with a delay.

## 2 Diagnosis

Various errors as listed in the table "Diagnosis" are detected. Short circuits and overload result in turning off the output stages after a delay $t_{\text {dSD }}$ and setting the error flag simultaneously $[\mathrm{EF}=\mathrm{L}]$. Changing the inputs to a state where the fault is not detectable resets the error flag (input toggling) with the exception of short circuit from OUT1 to OUT2 (load short circuit).

| Flag | IN1 | IN2 | OUT1 | OUT2 | EF | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Short circuit from OUT1 to OUT2 | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | Not detectable <br> Not detectable |
| Short circuit from OUT1 to GND | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | GND <br> GND <br> GND <br> GND | $\begin{aligned} & \mathrm{L} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | Not detectable Not detectable |
| Short circuit from OUT2 to GND | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | GND <br> GND <br> GND <br> GND | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | Not detectable <br> Not detectable |
| Short circuit from OUT1 to $V_{\text {s }}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 1 \\ 1 \\ 1 \end{array}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & V_{\mathrm{s}} \\ & V_{\mathrm{s}} \\ & V_{\mathrm{s}} \\ & V_{\mathrm{s}} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Not detectable Not detectable |
| Short circuit from OUT2 to $V_{\text {s }}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{s}} \\ & V_{\mathrm{s}} \\ & V_{\mathrm{s}} \\ & V_{\mathrm{s}} \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | Not detectable <br> Not detectable |
| Overtemperature or undervoltage | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & Z \\ & Z \\ & Z \\ & Z \\ & Z \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \\ & Z \\ & Z \\ & Z \\ & Z \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |

$\mathrm{IN}: \quad 0=$ Logic LOW
$1=$ Logic HIGH

OUT: $Z=$ Output in tristate condition
$\mathrm{L}=$ Output in sink condition
$H=$ Output in source condition
$X=$ Voltage level undefined

For Open circuit detection, use the TLE 5205-2.

## 3 Electrical Characteristics

### 3.1 Absolute Maximum Ratings

$-40^{\circ} \mathrm{C}<T_{\mathrm{j}}<150^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  | Unit | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | max. |  |  |

## Voltages

| Supply voltage | $V_{\mathrm{S}}$ | -0.3 | 40 | V | - |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | -1 | 40 | V | $t<0.5 \mathrm{~s} ; I_{\mathrm{S}}>-5 \mathrm{~A}$ |
| Logic input voltage | $V_{\mathrm{IN} 1,2}$ | -0.3 | 7 | V | $0 \mathrm{~V}<V_{\mathrm{S}}<40 \mathrm{~V}$ |
| Diagnostics output voltage | $V_{\mathrm{EF}}$ | -0.3 | 7 | V | - |

Currents of DMOS-Transistors and Freewheeling Diodes

| Output current (cont.) | $I_{\text {OUT } 1,2}$ | -5 | 5 | A | - |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Output current (peak) | $I_{\text {OUT } 1,2}$ | -6 | 6 | A | $t_{\mathrm{p}}<100 \mathrm{~ms} ; T=1 \mathrm{~s}$ |
| Output current (peak) | $I_{\text {OUT } 1,2}$ | - | - | A | $t_{\mathrm{p}}<50 \mu \mathrm{~s} ; T=1 \mathrm{~s} ;$ <br> internally limitted; <br> see overcurrent |

## Temperatures

| Junction temperature | $T_{\mathrm{j}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ | - |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Storage temperature | $T_{\text {stg }}$ | -50 | 150 | ${ }^{\circ} \mathrm{C}$ | - |

## Thermal Resistances

| Junction case | $R_{\mathrm{thjc}}$ | - | 3 | K/W | P-TO220-7-11/12, <br> P-TO263-7-1 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Junction ambient | $R_{\mathrm{thj} \mathrm{A}}$ | - | 65 | K/W | P-TO220-7-11/12 |
|  |  | - | 75 | K/W | P-TO263-7-1 |
| Junction case | $R_{\mathrm{thj}}$ | - | 5 | K/W | P-DSO-20-10 |
| Junction ambient | $R_{\mathrm{thjA}}$ | - | 50 | K/W | P-DSO-20-10 |

Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.

### 3.2 Operating Range

| Parameter | Symbol | Limit Values |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| Supply voltage | $V_{\text {S }}$ | $V_{\text {UV ON }}$ | 40 | V | After $V_{\mathrm{s}}$ rising above Vuv on |
| Supply voltage increasing |  | -0.3 | $V_{\text {UV ON }}$ | V | Outputs in tristate condition |
| Supply voltage decreasing |  | -0.3 | $V_{\text {UV OfF }}$ | V |  |
| Logic input voltage | $V_{\text {IN1,2 }}$ | -0.3 | 7 | V | - |
| Junction temperature | $T_{\mathrm{j}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ | - |

### 3.3 Electrical Characteristics

$6 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V}$; $\mathrm{IN} 1=\mathrm{IN} 2=\mathrm{HIGH}$
$I_{\text {OUT } 1,2}=0 \mathrm{~A}$ (No load); $-40^{\circ} \mathrm{C}<T_{\mathrm{j}}<150^{\circ} \mathrm{C}$; unless otherwise specified

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |

## Current Consumption

| Quiescent current | $I_{\mathrm{S}}$ | - | - | 10 | mA | $\mathrm{N} 1=\mathrm{IN} 2=\mathrm{LOW} ;$ <br> $V_{\mathrm{S}}=13.2 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Under Voltage Lockout

| UV-Switch-ON voltage | $V_{\text {UV ON }}$ | - | 5.3 | 6 | V | $V_{\mathrm{S}}$ increasing |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| UV-Switch-OFF voltage | $V_{\text {UV OFF }}$ | 3.5 | 4.7 | 5.6 | V | $V_{\mathrm{S}}$ decreasing |
| UV-ON/OFF-Hysteresis | $V_{\text {UV HY }}$ | 0.2 | 0.6 | - | V | $V_{\text {UV ON }}-V_{\text {UV OFF }}$ |

### 3.3 Electrical Characteristics (cont'd)

$6 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V}$; $\mathrm{IN} 1=\mathrm{IN} 2=\mathrm{HIGH}$
$I_{\text {OUt } 1,2}=0 \mathrm{~A}$ (No load); $-40^{\circ} \mathrm{C}<T_{\mathrm{j}}<150^{\circ} \mathrm{C}$; unless otherwise specified

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |

## Outputs OUT1, 2

## Static Drain-Source-On Resistance

| Source$I_{\mathrm{OUT}}=-3 \mathrm{~A}$ | $R_{\text {DS ONH }}$ | - | 220 | 350 | $\mathrm{m} \Omega$ | $\begin{aligned} & 6 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V} \\ & T_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | - | 600 | $\mathrm{m} \Omega$ | $6 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V}$ |
|  |  |  | 350 | 500 | $\mathrm{m} \Omega$ | $\begin{aligned} & V_{\text {SON }}<V_{\mathrm{S}} \leq 6 \mathrm{~V} \\ & T_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ |
|  |  |  | - | 800 | $\mathrm{m} \Omega$ | $V_{\text {SON }}<V_{\text {S }} \leq 6 \mathrm{~V}$ |
| Sink$I_{\text {OUT }}=3 \mathrm{~A}$ | $R_{\text {DS ONL }}$ | - | 230 | 350 | $\mathrm{m} \Omega$ | $\begin{aligned} & 6 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V} \\ & T_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
|  |  |  | - | 600 | $\mathrm{m} \Omega$ | $6 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V}$ |
|  |  |  | 400 | 600 | $\mathrm{m} \Omega$ | $\begin{aligned} & V_{\mathrm{SON}}<V_{\mathrm{S}} \leq 6 \mathrm{~V} \\ & T_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ |
|  |  |  | - | 1000 | $\mathrm{m} \Omega$ | $V_{\text {S ON }}<V_{\text {S }} \leq 6 \mathrm{~V}$ |

Note: Values of $R_{\text {DS on }}$ for $V_{S O N}<V_{S} \leq 6 V$ are guaranteed by design.

## Overcurrent

| Source shutdown trippoint | - $I_{\text {SDH }}$ | - | - | 10 | A | $T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | 8 | - | A | $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |
|  |  | 6 | - | - | A | $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ |
| Sink shutdown trippoint | $I_{\text {SDL }}$ | - | - | 10 | A | $T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ |
|  |  | - | 8 | - | A | $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |
|  |  | 6 | - | - | A | $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ |
| Shutdown delay time | $t_{\text {dSD }}$ | 25 | 50 | 80 | $\mu \mathrm{s}$ | - |

### 3.3 Electrical Characteristics (cont'd)

$6 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V}$; $\mathrm{IN} 1=\mathrm{IN} 2=\mathrm{HIGH}$ $I_{\text {OUt } 1,2}=0 \mathrm{~A}$ (No load); $-40^{\circ} \mathrm{C}<T_{\mathrm{j}}<150^{\circ} \mathrm{C}$; unless otherwise specified

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |

## Short Circuit Current Limitation

| Source current | $-I_{\mathrm{SCH}}$ | - | - | 20 | A | $t<t_{\mathrm{dSD}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Sink current | $I_{\mathrm{SCL}}$ | - | - | 15 | A | $t<t_{\mathrm{dSD}}$ |

Output Delay Times (Device Active for $\boldsymbol{t} \boldsymbol{>} \mathbf{1 ~ m s}$ )

| Source ON | $t_{\mathrm{d} \text { ON H }}$ | - | 10 | 20 | $\mu \mathrm{~s}$ | $I_{\text {OUT }}=-3 \mathrm{~A}$ <br> resistive load |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Sink ON | $t_{\mathrm{d} \text { ON L }}$ | - | 10 | 20 | $\mu \mathrm{~s}$ | $I_{\text {OUT }}=3 \mathrm{~A}$ <br> resistive load |
| Source OFF | $t_{\mathrm{d} \text { OFF H }}$ | - | 2 | 5 | $\mu \mathrm{~s}$ | $I_{\text {OUT }}=-3 \mathrm{~A}$ <br> resistive load |
| Sink OFF | $t_{\mathrm{d} \text { OFF L }}$ | - | 2 | 5 | $\mu \mathrm{~s}$ | $I_{\text {OUT }}=3 \mathrm{~A}$ <br> resistive load |

Output Switching Times (Device Active for $\boldsymbol{t} \boldsymbol{>} \mathbf{1 ~ m s}$ )

| Source ON | $t_{\text {ON H }}$ | - | 15 | 30 | $\mu \mathrm{~s}$ | $I_{\text {OUT }}=-3 \mathrm{~A}$ <br> resistive load |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Sink ON | $t_{\mathrm{ONL}}$ | - | 5 | 10 | $\mu \mathrm{~s}$ | $I_{\text {OUT }}=3 \mathrm{~A}$ <br> resistive load |
| Source OFF | $t_{\text {OFF H }}$ | - | 2 | 5 | $\mu \mathrm{~s}$ | $I_{\text {OUT }}=-3 \mathrm{~A}$ <br> resistive load |
| Sink OFF | $t_{\text {OFF } \mathrm{L}}$ | - | 2 | 5 | $\mu \mathrm{~s}$ | $I_{\text {OUT }}=3 \mathrm{~A}$ <br> resistive load |

## Clamp Diodes

## Forward Voltage

| High-side | $V_{\mathrm{FH}}$ | - | 1 | 1.5 | V | $I_{\mathrm{F}}=3 \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Low-side | $V_{\mathrm{FL}}$ | - | 1.1 | 1.5 | V | $I_{\mathrm{F}}=3 \mathrm{~A}$ |

### 3.3 Electrical Characteristics (cont'd)

$6 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V}$; $\mathrm{IN} 1=\mathrm{IN} 2=\mathrm{HIGH}$ $I_{\text {OUT1,2 }}=0 \mathrm{~A}$ (No load); $-40^{\circ} \mathrm{C}<T_{\mathrm{j}}<150^{\circ} \mathrm{C}$; unless otherwise specified

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. |  |  |  |

## Leakage Current

| Source | $I_{\text {LKH }}$ | -100 | -35 | - | $\mu \mathrm{A}$ | OUT1 $=V_{\mathrm{S}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Sink | $I_{\text {LKL }}$ | - | 35 | 100 | $\mu \mathrm{~A}$ | OUT2 $=$ GND |

## Logic

## Control Inputs IN 1, 2

| H-input voltage threshold | $V_{\mathrm{INH}}$ | 2.8 | 2.5 | - | $V$ | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L-input voltage | $V_{\mathrm{INL}}$ | - | 1.7 | 1.2 | V | - |
| Hysteresis of input voltage | $V_{\mathrm{INHY}}$ | 0.4 | 0.8 | 1.2 | V | - |
| H-input current | $I_{\mathrm{INH}}$ | -2 | - | 2 | $\mu \mathrm{~A}$ | $V_{\mathbb{I N}}=5 \mathrm{~V}$ |
| L-input current | $I_{\mathrm{INL}}$ | -10 | -4 | 0 | $\mu \mathrm{~A}$ | $V_{\mathrm{IN}=0 \mathrm{~V}}$ |

## Error Flag Output EF

| Low output voltage | $V_{\mathrm{EFL}}$ | - | 0.25 | 0.5 | V | $I_{\mathrm{EF}}=3 \mathrm{~mA}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Leakage current | $I_{\mathrm{EFL}}$ | - | - | 10 | $\mu \mathrm{~A}$ | $V_{\mathrm{EF}}=7 \mathrm{~V}$ |

## Thermal Shutdown

| Thermal shutdown junction <br> temperature | $T_{\text {jSD }}$ | 150 | 175 | 200 | ${ }^{\circ} \mathrm{C}$ | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Thermal switch-on junction <br> temperature | $T_{\text {jSO }}$ | 120 | - | 170 | ${ }^{\circ} \mathrm{C}$ | - |
| Temperature hysteresis | $\Delta T$ | - | 30 | - | K | - |

[^0]Electrical Characteristics


Figure 3 Test Circuit

|  | Overcurrent | Short Circuit | Open Circuit |
| :--- | :--- | :--- | :--- |
| $I_{\text {OUT }}$ | $I_{\mathrm{SD}}$ | $I_{\mathrm{SC}}$ | $I_{\mathrm{OC}}$ |



Figure 4 Switching Time Definitions


Figure 5 Application Circuit

## Application Modes

## 1. Simple CW/CCW-Control

For low-cost application simple CW/CCW-Control without any speed regulation is recommended. A low-speed two-line interface is sufficient for the brake low, clockwise, counter clockwise and brake high command.
2. Sign/Magnitude Control

For this mode two ports with PWM capability are necessary. Motor turns clockwise (current flows from OUT1 to OUT2; means: OUT1 is switched HIGH continuously and OUT2 is PWM controlled.
To achieve motor counter clockwise turning change input signals to:
$\mathrm{IN} 1=\mathrm{PWM} ; \mathrm{IN} 2=\mathrm{H}$.


Figure 6 Input/Output Diagram for CW Operation (IN1 = H)

## 3. Locked Anti-Phase Control

The most important advantage to drive a motor in locked anti-phase mode is: Only one variable duty cycle signal is necessary in which is encoded both direction- and amplitude information. So the interface is very simple: A PWM input driven by a dedicated PWM port from $\mu \mathrm{P}$.


Figure 7 Timing Diagram for Output Shorted to Ground


Figure 8 Timing Diagram for Output Shorted to $V_{\mathrm{S}}$

Electrical Characteristics

## Diagrams

Quiescent Current $I_{\mathrm{S}}$ (active) versus Junction Temperature $T_{\mathrm{j}}$


Input Switching Thresholds $V_{\text {INH, }}$ versus Junction Temperature $T_{\mathrm{j}}$


Static Drain-Source ON-Resistance versus Junction Temperature $T_{\mathrm{j}}$


Clamp Diode Forward Voltage $V_{F}$ versus Junction Temperature $T_{\mathrm{j}}$


Overcurrent Shutdown Threshold $I_{\text {SD }}$ versus Junction Temperature $T_{\mathrm{j}}$


## Error-Flag Saturation Output Voltage

 $V_{\text {EF }}$ Versus Junction Temperature $T_{\mathrm{j}}$

## 4 Package Outlines

## P-TO220-7-11

(Plastic Transistor Single Outline Package)


1) Typical

All metal surfaces tin plated, except area of cut.

## Sorts of Packing

Package outlines for tubes, trays etc. are contained in our

## P-DSO-20-10 <br> (Plastic Dual Small Outline Package)



1) Does not include plastic or metal protrusion of 0.15 max . per side

## Sorts of Packing

Package outlines for tubes, trays etc. are contained in our
Data Book "Package Information".
SMD = Surface Mounted Device
Dimensions in mm

## P-TO263-7-1 Option E3180

(Plastic Transistor Single Outline Package)


1) Typical

All metal surfaces tin plated, except area of cut.

## Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".
SMD = Surface Mounted Device
Dimensions in mm

## P-TO220-7-12

(Plastic Transistor Single Outline Package)


1) Typical

All metal surfaces tin plated, except area of cut.

## Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".


[^0]:    Note: Values of thermal shutdown are guaranteed by design.

